  |
0-In Design Automation - http://www.0-in.com/
This company provides functional verification products that help verify multi-million gate ASICs and SOC designs. |
  |
Dynalith Systems - http://www.dynalith.com/
The company provides EDA solutions that enable electronic system designers to verify their algorithms in real hardware environments at an early design stage using C/C++/SystemC. |
  |
IKOS Systems - http://www.ikos.com/
Provides a solution for verifying hardware and software in parallel. |
  |
Verification Guild - http://verificationguild.com/
A forum where verification professionals can discuss any issues and challenges presented by this most difficult task. |
  |
Aptix Corporation - http://www.aptix.com/
The company develops, manufactures and markets products for designing and verifying complex electronic systems and system-on-chip designs such as digital wireless cellular phones, wireless base stations, network routers, and graphics and multimedia devices. |
  |
Specman and SystemVerilog blog - http://www.specman-verification.com
A weblog for HVL (Specman - e and SystemVerilog) users, an extensive Specman tutorial and a verification methodology guide. |
  |
Verifica - http://www.verifica.org/
The company provides verification tools, consulting and training services. |
  |
E language Tutorial - http://www.geocities.com/avidan_e/
An unofficial Specman and E language tutorial including code examples and tips for both beginners and experienced users. |
 |
InnoLogic Symbolic Simulation - http://www.innologic-systems.com
ESP is an event driven Verilog symbolic simulator. ESP increases functional coverage and reduces verification runtime. ESP is ideal for memory and block level verification. |
 |
specman egroup - http://groups.yahoo.com/group/specman/
This is a group for specman users to ask questions, share code, techniques, and experience. |