  |
Wikipedia: Reduced Instruction Set Computer - http://en.wikipedia.org/wiki/Reduced_instruction_set_computer
Online encyclopedia article about RISC. |
| |
RISC Architecture - http://cse.stanford.edu/class/sophomore-college/projects-00/risc/
Sophomore college project. Basic clear explanations of: What is RISC, MIPS processors, Pipelining, RISC vs. CISC, some recent developments, readings. |
| |
RISC vs. CISC: The Post-RISC Era - http://arstechnica.com/cpu/4q99/risc-cisc/rvc-1.html
Detailed, balanced, historical analysis. [Ars Technica] |
| |
Beyond RISC: The Post-RISC Architecture - http://www.cse.msu.edu/~enbody/postrisc/postrisc2.htm
Today's RISC processors are so far from RISC roots that they are no longer truly RISC. Michigan State University, Department of Computer Science. |
| |
XAP Processors for ASIC and FPGA - http://www.cambridgeconsultants.com/prop_q_sil_XAP_process.shtml
Designs 16- and 32-bit processor cores to embed in application specific integrated circuits, ASICs; coded in Verilog language, provided as soft IP (Intellectual Property) cores. Cambridge Consultants Ltd. |
| |
RISC: Reduced Instruction Set Computer - http://www.auditmypc.com/acronym/risc.asp
Acronym finder, has several similar, complementary definitions. |
| |
John Mashey on RISC/CISC - http://userpages.umbc.edu/~vijay/mashey.on.risc.html
From comp.arch debates, in one text document for easier reading, original text and formats preserved, mostly. |
| |
High Performance Computing: CISC vs. RISC - http://www.ccs.neu.edu/groups/honors-program/freshsem/19951996/utopia/risc.html
Brief introduction, gives general idea of what CISC and RISC are. |
| |
RISC vs. CISC - http://stromeko.synth.net/comp_arch/RISC_vs_CISC.html
Document based on John Mashey (SGI) compilation of comp.arch debates, in one HTML document for easier reading, more so tables; original text and formats preserved where possible. |
| |
What is RISC? - http://www.webopedia.com/term/r/risc.html
Defines term, lists other webpages. Webopedia. |